NXP Semiconductors /LPC5410x /GINT0 /PORT_ENA2

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PORT_ENA2

31282724232019161512118743000000000000000000000000000000000000000000ENA

Description

GPIO grouped interrupt port 0 enable register

Fields

ENA

Enable port 0 pin for group interrupt. Bit n corresponds to pin Pm_n of port m. 0 = the port 0 pin is disabled and does not contribute to the grouped interrupt. 1 = the port 0 pin is enabled and contributes to the grouped interrupt.

Links

()